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Appendix A 
List of Files included in the attached CD 
 
 
1. Verilog Top level entity “MASTER_FPGA” 
a. master_fpga.qpf – Master FPGA project File 
b. master_fpga.sof – sof file to be programmed on FPGA 
c. Presentation slides – Project II presentation slides and video. 
 
 
 
 
 
